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Abstract
Discrete event simulation specification (DEVS) is a formal-
ism designed to describe both discrete state and continuous
state systems. It is a powerful abstract mathematical nota-
tion. However, until recently it lacked proper graphical rep-
resentation, which made computer simulation of DEVS mod-
els a challenging issue. Unified modeling language (UML) is
a multipurpose graphical modeling language, a de-facto in-
dustrial modeling standard. There exist several commercial
and open-source UML editors and code generators. Most of
them can save UML models in XML-based XMI files ready
for further automated processing. In this paper, we propose
a mapping of DEVS models onto UML state and component
diagrams. This mapping may lead to an eventual unification
of the two modeling formalisms, combining the abstractness
of DEVS and expressive power and “computer friendliness”
of the UML.
1. INTRODUCTION
Discrete event simulation specification (DEVS [11]–[13])
is a powerful formalism for describing discrete event state sys-
tems. Various flavors of this formalism have been developed.
In this paper, we are using classic DEVS with ports, which
we call, simply, DEVS.
Being hierarchical and encapsulated, the DEVS formal-
ism can be naturally implemented in an object-oriented lan-
guage, such as Java [9]. However, Java-based simulation en-
vironments have never been standardized (unlike the DEVS
formalism).
An important drawback of the DEVS formalism is the
lack of a standardized graphics representation. In [2], an at-
tempt has been undertaken to develop DCharts, a graphics
language for DEVS models. DCharts is a UML-based lan-
guage; however, it does not strictly follow any UML standard.
Moreover, the DEVS-to-DCharts transformation proposed
in [2] collapses all DEVS states into one DCharts state, essen-
tially eliminating the discrete state nature of DEVS models.
In [5], it is proposed that atomic DEVS models be rep-
resented with the help of UML sequence diagrams. However,
the sequence diagrams show actual, rather than potential,
flow of events. Because of this, a sequence diagram is limited
to a particular scenario and cannot unambiguously describe
the behavior of a system in its entirety.
An excellent mapping between DEVS models and UML
state charts has been introduced in [10]. However, the paper
does not suggest a formal mathematical way of constructing
the state charts, and thus avoids the issue of the structural
clash between DEVS continuous states and UML finite states.
It also relies on the older versions of the UML (< 2.0), which
did not have an explicit notion of time.
In this paper, we propose a consistent DEVS-to-UML
mapping that takes care of all issues mentioned above. Fur-
ther restricting the mapping to the executable UML (which
is a proper subset of UML [7]) would make a seamless connec-
tion between a DEVS model and an UML simulation process,
but this topic is beyond the scope of this paper.
2. DEVS FORMALISM
DEVS supports two complementary models of describing
discrete systems: an atomic model that specifies the behavior
of an elementary system, and a coupled model that allows us
to form more complex models by structurally interconnecting
atomic and other coupled models.
A DEVS atomic model is a state machine with input
ports IP = {πini } and output ports OP = {π
out
i }. Events
are associated with input and output ports (they happen at
input ports and are generated at output ports). In general,
states, unlike events, are not discrete.
2.1. Atomic Models
Atomic DEVS model Ma is a tuple of nine values Ma =
{IP,OP, X,Σ, Y, δin, δext, λ, ta}. Here, IP and OP are sets of
input and output ports.
Σ is a set of states {σi}. A DEVS state σi is uniquely
identified with a set of state variables γi = {γij |σi 6= σk ⇔
∃j : γij 6= γkj}.
X is a set of input events {xi =
(
πini , vi
)
}, where πini ∈
IP is the port name, and vi is the event value. Every event
has an associated timestamp, or scheduled time—the time
when the event is triggered.
Y is a set of output events {yi =
(
πouti , vi
)
}, where
πouti ∈ OP is the port name, or the event type, and vi is
the event value. δint (σi) : Σ → Σ is the internal transition
function. δext (σi, ei, xj) : (Σ×R × IP) → Σ is the external
transition function, where ei is the elapsed time in state σi.
λ (σi) : Σ→ Y is the output function. ta (σi) : Σ→ R is the
time advance function.
The semantics of the model are as follows: the system
stays in state σi for ta (σi) time units (until a timeout event)
or until an external event happens, whatever comes first.
In the case of an external event xj , the system changes its
state to δext (σi, ei, xj). In the case of a timeout, the sys-
tem changes its state to δint (σi) and generates an event of
type λ (σi). In either case, the simulation time is implic-
itly advanced to the timestamp of the event that triggered
the transition. The initial state of the model is not defined
explicitly.
2.2. Coupled Models
Coupled models are used to compose atomic and other
coupled models to produce more DEVS models in a hierar-
chical way (Figure 1).
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ATOMIC_MODEL COUPLED_MODEL
1..*
*
DEVS_MODEL
Figure 1. Atomic and coupled DEVS models
Coupled DEVS model N is a tuple of ten values N =
{IP,OP, X, Y,D,M,EIC , EOC, IC , S}. Here, IP and OP are
sets of external (not coupled) input and output ports. X is
a set of input events xi =
(
πini , vi
)
, where πini ∈ IP is the
port name, and vi is the event value, and Y is a set of output
events yi =
(
πouti , vi
)
, where πouti ∈ OP is the port name,
and vi is the event value.
D = {di} is a set of references to the coupled compo-
nents (atomic models or other coupled models), and M =
{Md|d ∈ D} is a set of the coupled components. EIC ⊆
{((N, IPi), (d, IPdi))|IPi ∈ IP, d ∈ D, IPdi ∈ IPd} is exter-
nal input coupling that connects external input ports of the
coupled model to the components’ input ports IPd. EOC ⊆
{(d,OPdi), ((N,OPi))|OPi ∈ OP, d ∈ D,OPdi ∈ OPd} is
external output coupling that connects components’ output
ports OPd to the external output ports of the coupled model.
IC = {((a,OPai), (b, IPbj))|a, b ∈ D,OPai ∈
OPa, IPbj ∈ IPb} is internal coupling that interconnects
output and input ports of the components. Finally, S :
{ǫd|d ∈ D} → ǫd is a selection function that resolves potential
scheduling conflicts, when more than one event in different
components has the same scheduled time.
Under the principle of closure, a coupled model looks
externally like an atomic model and can be used anywhere in
place of an atomic model.
A coupled model is simulated as an ensemble of its DEVS
components. Output events generated by each individual
component are propagated to the input ports of other coupled
components or to the output ports of the model, according
to the functions IC and EOC. In the former case, they are
also converted into appropriate input events. Input events
received by the model are propagated to the input ports of
its components, according to the function EIC .
Classic DEVS formalism does not permit feedback loops:
((d,OPdi), (e,OPej)) ∈ IC ⇒ d 6= e.
3. UML FORMALISM
The Unified Modeling Language (UML [1]), a de-facto
industrial modeling standard, seems to be a natural choice
for a visual representation of DEVS. Besides being widely
supported by both proprietary and open-source tools (such
as Rose [6] and Poseidon [3]), it also has an associated XML-
based representation, XMI, that makes it possible to process
UML diagrams by application programs.
Of particular interest for us are UML state and compo-
nent diagrams, which will be discussed in detail.
3.1. State Diagrams
A UML state diagram (also known as a statechart, Fig-
ure 2) is a visual representation of a finite state automaton
with history. Many of the features of state diagrams, such
as “do” activities, history states, junction and choice states,
concurrent and composite states, are not essential for DEVS-
to-UML mappings and will not be considered.
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Begin
End
State1
entry / wi
exit / wj
State2
Ev2[G1]/ do1()
[TCURR>100 ]/ do3()
Ev1/ do2()
Ev2
Figure 2. A UML state diagram
A state diagram is a tuple SD = {S, S•, S⊙, P, T}.
Here S = {si = (Gi, wi, qi)} is a set of finite states. UML
finite states are enumerated using state variable G, such that
si = sj ⇔ Gi = Gj . wi(x) : any → None is an “entry” ac-
tion. This action is executed just after changing the current
state of the model to si. qi(x) : any→ None is an “exit” ac-
tion. This action is executed just before changing the current
state f the model from si to some other state.
A set of possibly continuous pseudostate variables H =
{hk} (|H | ≥ 0) extends the definition of a UML state. The
pseudostate variables may or may not have different values
in different states. They cannot be used to distinguish UML
states in a state diagram. An optional class diagram of the
UML system can be used to record these variables in the
model (Figure 3).
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AtomicModel
+ gamma_1 :int
+ gamma_2 :double
Figure 3. A UML class diagram that consists of only one
class definition. Notice that, formally, variables of types int
and double are finite, because both classes have limited
range and cardinality.
S• = {si ∈ S} is the set of the initial states of the
diagram. Every diagram can have at most one initial state.
Because DEVS formalism does not specify the initial state of
the system, we will assume that in general S• = ∅.
S⊙ = {si ∈ S} is the set final (terminal) states of the
diagram. Because the final state of a DEVS system is not
defined, we will assume that in general S⊙ = ∅.
P = {pj} is a set of discrete events. Each event pj has
the associated scheduled time τj and a possibly empty set of
other attributes.
Finally, T = {sbi, sei, pi, gi, ai|sbi, sei ∈ S, pi ∈ P, gi (x) :
range(x) → {True,False}, ai(y) : any → None} is a set of
transitions. In UML notation, a transition from state sbi to
state sei on event pi with guard condition gi is denoted as
pi [gi] /ai. Action ai is executed just before the completion of
the transition. The action is not allowed to change the UML
state of the system.
The semantics of a UML state diagram prescribes that
in the course of transition ti from state sj to state sk the
“exit” action qj is executed first, followed by the transition
action ai, followed by the “entry” action wk.
3.2. Component Diagrams
UML component diagrams have evolved substantially
from version 1.x of the language to the current 2.0 [1], [8].
The direction of the evolution has favored the DEVS-to-UML
mapping we are about to propose.
In the latest version of the language, deployment, ob-
ject, and component diagrams have been merged into a sin-
gle class of deployment/object/component (DOC) diagrams.
These new DOC diagrams have a rich language suitable for
elaborated models, but for the purpose of this paper we need
to mention only components, interfaces, and ports.
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<< component >>
A
<< component >>
M1
E3In:E3In
IRcv
E1Out :E1Out
ISendE4Out :E4Out
ISend
<< component >>
M2
E2Out :E2Out
ISend
E4In:E4In
RIcv
E3In:E3In
IRcv
E1Out :E1Out
ISend
E2Out :E2Out
ISend
Figure 4. A UML component diagram
A UML component diagram is a tuple Nu =
{Mu, Qu, EuC , I
u
C}.
Here, Mu = {Mui } is a list of components in the
diagram. Each component Mui has list P
u
i = {pij =
(tij , ifij , ij)} of externally visible ports. A UML port p
has a type. The type of the port specifies the names of
the signals (events) that are acceptable through this port.
For the purpose of this paper, we assume that the type t of
the port is the same as its name. A port can be unidirec-
tional (input or output) or bidirectional. The direction of
the port dir(pij) is defined by the type(s) of its interfaces.
Since DEVS formalism does not support bidirectional ports,
we will not consider them and consider only one interface
K = (n, d) per port, where n is the name of the interface and
d = {required|provided} is its type. Required interfaces (“an-
tennas”) define output ports, and provided interfaces (“lol-
lipops”) define input ports.
A UML component represents either another UML com-
ponent diagram, or a UML state diagram.
Set Qu ⊆ {(Mui ,M
u
j )|M
u
i ⊂ M
u ∧Muj ⊂ M
u} defines
the containment relation: component M is a subcomponent
of component N , or a nested component, if (N,M) ∈ Qu.
Let Z(N) = {Mi|Mi ∈ M
u ∧ ((N,Mi) ∈ Q
u ∨ (∃Mj : Mj ∈
Z(N) ∧ (Mj ,Mi) ∈ Q
u)} be the set of children of N . The
containment relation must satisfy additional conditions: (a)
a component cannot be a subcomponent of itself: ∀M ∈Mu :
(M,M) 6∈ Qu and (b) if M is a subcomponent of component
N , then N cannot be a subcomponent ofM or of any child of
M : (N,M) ∈ Qu ↔ (M,N) 6∈ Qu∧∀M ′ ∈ Z(M) : (M ′, N) 6∈
Qu.
Components TNu = {Ti|Ti ∈ M
u ∧ ∀M ∈ Mu :
(Ti,M) 6∈ Q
u} are called top-level components. The set:
EuC ⊆ {((Mi, pik),Mj , pjl))|
Mi ∈M
u ∧Mj ∈M
u∧
(Mi,Mj) ∈ Q
u∧
pik ∈ P
u
i ∧ pjl ∈ P
u
j ∧
dir(pik) = dir(pjl)}
(1)
is the external coupling that connects external ports of the
component to the subcomponents’ ports using UML delega-
tion connectors. External p rts must be connected to the
internal ports of the same direction. The set:
IuC ⊆ {((Mi, pik), (Mj , pjl))|
Mi ∈M
u ∧Mj ∈M
u∧
∃Mp ∈M
u : {(Mi,Mp), (Mj ,Mp)} ⊆ Q
u∧
pik ∈ P
u
i ∧ pjl ∈ P
u
j ∧
dir(pik) 6= dir(pjl)}
(2)
is the internal coupl ng that interconnects ports of the sub-
components of the same component using UML assembly con-
nectors. Internal ports must be connected to the internal
ports of the opposite directi n. Graphically, this is accom-
plished by matching “antennas” and “lollipops”.
A simple UML component diagram (strictly speaki g, a
DOC diagra ) is shown in Figure 4. It depicts two compo-
nents M1 and M2. These components are in turn subcompo-
nents of c ponent A. Component A has two output ports
E1Out and E2Out with nterface ISend and one input port
E3In with interface IRcv. The output ports of subcompo-
nents M1 and M2 are connected to the corresponding output
ports of the component A, the input port of A is connected to
the input port of subcomponent M1. Finally, the output port
E4Out of component M1 with interface ISend is connected to
the input port E4In of component M2 with interface IRcv.
Composite structure diagrams, which only recently have
become a part of the UML 2.0 proposal [4], offer even better
mapping between DEVS models and UML models. However,
the discussion of these diagrams is beyond the scope of this
paper.
4. ATOMIC DEVS AND UML STATE DI-
AGRAMS
To map an atomic DEVS model into an UML state dia-
gram, we need to map states, ports, transitions, and outputs.
4.1. States
In general, DEVS states are neither discrete nor finite,
while UML states are always discrete and finite. To map a
DEVS system onto an UML system, the DEVS state must be
discretized. This can be done by rearranging and grouping
DEVS state variables γ = {γj} according to their kind. Dis-
crete and finite variables can be collected in one subgroup,
and countable and continuous variables—into another sub-
group:
γ = (γ1, . . . , γm︸ ︷︷ ︸, γm+1, . . . , γn︸ ︷︷ ︸),1 ≤ m ≤ n
|range(γj)| <∞,1 ≤ j ≤ m
|range(γj)| =∞,m < j ≤ n
(3)
Let’s call the first group finite DEVS state variables, and
the other group free DEVS state variables.
For any feasible combination of values of finite DEVS
state variables {γi|1 ≤ i ≤ m}, a UML finite state can be
constructed by simply enumerating this combination: Gj =⊗m
i=1 γi, where the details of the function
⊗
are not impor-
tant as long as it always maps distinct combinations of finite
DEVS state variables onto distinct UML states.
All remaining DEVS free state variables {γi|m < i ≤ n}
are mapped to UML pseudostate variables H = {hi|1 ≤ i <
n − m} one-to-one. They become attributes of finite states
and will be manipulated during DEVS state transitions.
In the case of m = 0 a DEVS model has no finite state
variables, and partitioning (3) is not possible. The UML state
diagram will have only one final state. This case is presented
in [2].
On the other hand, when m = n, the DEVS model has
no free variables. Every feasible combination of the DEVS
state variables maps onto a UML finite state, and the UML
model has no pseudostate variables.
Not being a dynamic simulation language, UML does
not enforce an explicit notion of time in all types of dia-
grams. In particular, UML state diagrams do not have ex-
plicit time. The simulation time has to be maintained im-
plicitly, with model-wide variable tcurr denoting the current
simulation time.
For the purpose of computing state transitions, many
DEVS models depend on the time ei spent by the model in
state σi. To accommodate this need, we introduce another
model-wide variable te—the time of the most recent state
transition. An “entry” action wi can be added to every UML
finite state that records the value of te:
def wi ():
te = tcurr
At any given time, the value of ei can be now computed
as:
ei =
{
tcurr − te if i is the current state,
+∞ otherwise.
(4)
4.2. Ports
DEVS input and output ports are mapped to UML
events one-to-one:
∀πi ∈ (IP ∪OP) ∃!pj ∈ P.
Input and output events are not distinguished in UML state
diagrams.
DEVS formalism does not specify whether the same port
can be used as an input port and an output port (whether
IP ∩ OP = ∅). We will assume that the DEVS ports are
indeed unidirectional. This means that an event of a certain
type can be only consumed or produced by a state diagram,
but not both.
4.3. External Transitions
The heterogeneous structure of DEVS states and UML
states produces heterogeneous structures of DEVS and UML
state transitions. Among other things, a single DEVS ex-
ternal transition function δext (σi, ei, xj) = (π
in
j , νj) has to
generate both proper UML state transitions and their asso-
ciated guard conditions and actions.
The total state STi of a UML model is defined by the
current UML finite state and the values of the pseudostate
variables:
STi ≡ (si, H) , |H | = n−m+ 1.
The total state Σi of a DEVS model is defined by the
values of all DEVS state variables:
Σi ≡ (γi1, . . . , γin) = γi.
To reflect a transition from a DEVS state σi to another
state σj , the corresponding UML model has to change from
a UML state si = f(γi) to another UML state sj = f(σj)
and also update the values of the pseudostate variables:
Hj = f(γj). Here, f(χ) : DEVS objects → UML objects
is the polymorphic mapping function from the universe of
DEVS objects to the universe of UML objects which has been
partially defined above.
Action ael associated with a possible UML transition
tl=(ijk) = {si, sj , pk, g
e
l , a
e
l } from state si to state sj on event
pk = f(π
in
k ) would be responsible for updating the values of
pseudostate variables H . It may depend on the original val-
ues of the pseudostate variables, on the value of the event,
and on ei:
def ael (Hi, νk, e):
Hj=z
e
l (Hi, νk, e)
Here, zel (H,ν, e) is the explicit state update function:
zel (H, ν, e) = H
′ ↔
e ≥ 0∧
δext
(
(si,H) , e, (π
in
k , ν)
)
=
(
sj ,H
′
)
.
(5)
This function may be undefined for some or all values of
H , ν, and e = ei. A condition for a possible UML transition
is set Cel constructed in the following way:
Cel = {(H,ν, e) |(H, ν, e) ∈ dom(z
e
l )}. (6)
The UML transition exists if and only if the correspond-
ing condition is not an empty set:
tl ∈ T ↔ C
e
l 6= ∅.
Note that multiple transitions from si to sj may exist
for different events xk. In general, si can be the same state
as sj (loopback transitions are possible).
The guard condition gk is a functional representation of
the condition set Cel :
gel (H,ν, e) =
{
true (H,ν, e) ∈ Cel ,
false otherwise,
(7)
where e for state si is defined by Eq. 4. The transition is
“fired” if event pk occurs and g
e
l (H,νk, e) is true.
4.4. Internal Transitions and Output Events
Internal transitions and generation of output events are
regulated by the internal transition function δint (σi), the
time advance function ta (σi), and the output function λ (σi).
The three functions coo¨perate in the sense that the first func-
tion computes the target state of the transition, the second
schedules the transition, and the third generates an output
event associated with the transition. DEVS models allow to
output events only during internal transitions.
As the external UML transitions, internal UML transi-
tions need to advance the UML model to another state and
to update the pseudostate variables.
Action ail associated with a possible UML transition
tl=(ijk) = {si, sj , ǫ, g
i
l , a
i
l} from state si to state sj on null
event ǫ would be responsible for updating the values of pseu-
dostate variables H . It may depend on the original values of
the pseudostate variables.
Unlike an action associated with an external transition,
ail can generate output events. UML2.0 allows UML compo-
nents to “send” events to any UML component M , including
the component that sends the event (“self”), either immedi-
ately, or later. Keyword “after” that is used to schedule an
event in the future. Caret (ˆ) represents the send operation.
For example, ˆM.e after t means “send event e to component
M after time t.”
The function λ (σi) defines whether an output event is
generated during the transition or not, and if yes, what is the
type (port) of the event πouti and its value νi. The value of
the event can be stored in the UML model as its attribute.
By construction, the name of the output event and the name
of the output port of an atomic DEVS model coincide:
def ail (Hi):
(πouti , νi)=λ (σi)
ˆπouti .
(
πouti (νi)
)
Hj=z
i
l (Hi)
Here, zil (H) is the explicit state update function for in-
ternal transitions:
zil (H) = H
′ ↔ δint ((si,H)) =
(
sj ,H
′
)
. (8)
This function may be undefined for some or all values of
H . A condition for a possible internal UML transition is set
Cil constructed in the following way:
Cil = {H |H ∈ dom(z
i
l )}. (9)
The internal UML transition exists if and only if the
corresponding condition is not an empty set:
tl ∈ T ↔ C
i
l 6= ∅.
In general, si can be the same state as sj (internal loop-
back transitions are possible).
The guard condition gk is a functional representation of
the condition set Cil :
gil (H) =
{
true H ∈ Cil ,
false otherwise,
(10)
The time spent in DEVS state σi before the transition is
scheduled, is given by the function ta (σi).
It is tempting to use the send/after apparatus to schedule
the transition in the future. However, a transition is not
an event and cannot be scheduled using “after” and “send”.
Instead, we declare new timeout event ei and schedule it at
time tcurr + ta((si,Hi)) be redefining the entry action wi of
state si.
Event ei becomes the trigger for the internal transition
from state si.
A situation may occur when a timeout event has been
scheduled, and an external transition is triggered by another
(input) event. In this case, the pending timeout must be
canceled. UML2.0 does not allow to recall scheduled events.
Instead, a guard condition can be changed to make sure that
obsolete timeouts do not trigger internal transitions.
Let every UML state si have local variable yi initialized
to the reference to the most recently scheduled timeout event
ei in the entry action:
def wi ():
te = tcurr
yi = ref(ei)
ˆself.ei after ta((si, Hi))
If the value of yi and the reference to the scheduled time-
out ei differ, the timeout event must be ignored.
To summarize, an internal transition from state si is
scheduled when ei occurs and if (yi == ref(ei)) ∧ g
i
l (H) is
true.
5. COUPLED DEVS AND UML COMPO-
NENT DIAGRAMS
DEVS coupled models and UML component diagrams
have a very similar structure, which makes mapping DEVS
models onto UML component diagrams rather straightfor-
ward.
5.1. Components
A DEVS coupled model N has only one top-level com-
ponent and only one level of nesting. This corresponds to a
UML component diagram Nu with TN = {T0} and such that
∀Mi ∈M
u \ TN ,∀Mj ∈M
u : (Mi,Mj) 6∈ Q
u.
The top-level component T0, therefore, represents the
DEVS coupled model itself, and for each DEVS component
Md ∈ M there exists an UML component M
u
i ∈ M
u,Mui =
f(Md).
5.2. Ports
Both input ports IP and output ports OP of N are
mapped to the corresponding UML ports of the top-level
component T0 with externally visible ports P
u
0 . Let port
pi ∈ IP carry input events of type xi ∈ X. Then for this port
∃pui = f(pi) = (t, ifc, d) ∈ P
u
0 : d = input ∧ t = xi. Let port
pj ∈ OP carry output events of type yj ∈ Y . Then for this
port ∃puj = f(pj) = (t, ifc, d) ∈ P
u
0 : d = output ∧ t = yj .
Notice that input and output events are mapped to the port
names implicitly.
5.3. Connectors
External DEVS coupling corresponds to external (del-
egation) UML connectors. External input coupling of in-
put port pi ∈ IP to an input port p
u
j = f(pi) of compo-
nent Md ∈ M is mapped to a delegation connector from the
corresponding port of T u0 to the corresponding port of M
u
i :
∀ci = ((N, IPi), (d, IPdi)) ∈ EIC∃c
u
j = ((T0, p0j), (M
u
k , pkl)) :
Muk = f(Md) ∧ p0j = f(IPi) ∧ pkl = f(IPdi). Respectively,
external output coupling of an output port puj = f(pi) of
component Md ∈M to output port pi ∈ OP is mapped to a
delegation connector from the corresponding port of Mui to
the corresponding port of T u0 : ∀ci = ((d,OPdi), (N,OPi)) ∈
EOC∃c
u
j = ((M
u
k , pkl), (T0, p0j)) : M
u
k = f(Md) ∧ p0j =
f(OPi) ∧ pkl = f(OPdi).
Internal DEVS coupling corresponds to internal (assem-
bly) UML connectors. Internal coupling of port puj = f(pi)
of component Md ∈ M to port p
u
l = f(pk) of component
Me ∈ M is mapped to an assembly connector from the cor-
responding port of Mui = f(Md) to the corresponding port
of Muk = f(Me).
5.4. Selection function
There is no feasible way of mapping the DEVS selec-
tion function to a UML model. Fortunately, parallel DEVS
models do not use this function at all.
6. CONCLUSION AND FUTURE WORK
In the paper, we proposed a mapping of discrete event
specification (DEVS) models onto Unified Modeling language
(UML) state and component diagrams. This diagrams are
designed and optimized for computerized processing and
are highly expressive, competitive, and widely used both
in academia and industry. Successful automated DEVS-to-
UML mapping techniques would enable seamless integration
of the legacy of DEVS models into existing and emerging
UML models.
As the future step, we plan to consider UML2.0 com-
posite structure diagrams as more suitable representations
of DEVS coupled models. An automated translator from
the DEVS domain into the UML domain would substantially
simplify the transformation. Limiting the output to the Ex-
ecutable UML is also considered.
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